speed of the algorithm significantly. Therefore, the card was not used for the main control algorithm, but was used to set the converter switching frequency, monitor-sensored voltages and currents, and establish an RS422 port. With the control law jumper in digital mode, the chopper operated, but was unable to maintain a nominal output voltage within 625 V, given a 50% step load change. Further, when paralleling two units while operating in regulated mode, the output voltage oscillated at approximately 1 Hz (the frequency difference between each of the SSCM control units' crystal clocks). A final complete digital solution is now being implemented using a programmable universal controller developed at NSWC. The new digital card is the subject of a future paper.
speed of the algorithm significantly. Therefore, the card was not used for the main control algorithm, but was used to set the converter switching frequency, monitor-sensored voltages and currents, and establish an RS422 port. With the control law jumper in digital mode, the chopper operated, but was unable to maintain a nominal output voltage within 625 V, given a 50% step load change. Further, when paralleling two units while operating in regulated mode, the output voltage oscillated at approximately 1 Hz (the frequency difference between each of the SSCM control units' crystal clocks). A final complete digital solution is now being implemented using a programmable universal controller developed at NSWC. The new digital card is the subject of a future paper.
VI. EXPERIMENTAL RESULTS
The SSCM with analog control was found to satisfy all system specifications during each hardware test. A step load change of 50%-100%-50% caused a transient in the output voltage (750 V nominal) of less than 67 V, as shown in Fig. 4 .
The transient performance of the two SSCM units operating in parallel is documented in Fig. 5 for a step load change of 100-150-100 kW. The output bus voltage transient decays rapidly with a variation of less than 65 V from the nominal value. While paralleling the units at 200 kW, the output current was matched to within 1%. However, at 25 kW, which is near discontinuous conduction, the matching was only within 15%, but quickly improved to within 3.5% as the power level was increased to 50 kW. The mismatch at low power levels is more pronounced, since the converters were calibrated at full load. Consequently, there is a small variation in the droop slope between units.
Isolated units remained stable over all ranges of voltage and power. The units operating in the discontinuous region had significantly longer settling times and larger output voltage transients when given step load changes.
VII. CONCLUSION
The U.S. Navy has selected dc distribution and a more-electric approach for the 21st century surface combatant vessels. The SSCM is a crucial component in the DC ZEDS, and this first set of units has established a landmark for future endeavors. Control algorithms were evaluated based on specification requirements and implementation issues. DSP hardware was iteratively designed to meet all transient and paralleling requirements. Further, the units are now being retrofitted with a programmable universal controller that is TMS320 based. This will present a totally digital solution for the controller and allow flexibility in algorithm modification.
I. INTRODUCTION
Due to the growing demand for monolithic radio frequency (RF) receivers for wireless communications, much attention has been paid to the design of low-noise amplifiers (LNA's) and mixers in a single-integrated circuit [1] - [6] , [8] . It has also been shown that important parameters such as noise figure, reduced harmonic distortion components, low power consumption, small silicon area, and low sensitivity to temperature variations are difficult to satisfy at the same time. Nevertheless, a good tradeoff can be obtained by using special design techniques [2] . Inductors are fundamental elements for the implementation of RF circuits; they are typically implemented by using circular or rectangular spirals. The on-chip inductors consume silicon area, are sensitive to temperature variations, their quality factor is limited, and they are not precise even if the technology is well characterized [3] , [4] , [6] . Active inductors have been extensively used for lowfrequency applications [7] , and more recently, for the design of mixers [8] . In this work, a high-frequency active inductor that presents a high quality factor is proposed. In addition, other important specifications, such as noise figure and harmonic distortion components, can be maintained at low levels. Based on this inductor, two low-noise preamplifiers have been developed. The paper is organized as follows. The active inductor is described in Section II. The LNA's are introduced in Section III. In Section IV, experimental results for the two-stage low-noise preamplifier are presented. At the end of the paper, some conclusions are given.
II. ACTIVE INDUCTOR FOR HIGH-FREQUENCY APPLICATIONS
A grounded inductor can be implemented by using voltage-tocurrent transducers [7] , as shown in Fig. 1 . By using typical circuit analysis techniques, it can be easily shown that the input impedance is given by
where g m and g m are the small-signal transconductances of OTA1 and OTA2, respectively. In this topology, the input voltage is converted to current by OTA1, and it is integrated by the capacitor; then the resulting voltage is converted to current by OTA2 and injected to the input. Based on this circuit, a grounded inductor can be implemented by the structure shown in Fig. 2(a) . The behavior of the topology can be explained by exploring its simplified small-signal equivalent circuit depicted in Fig. 2(b) .
In the equivalent circuit, R 0 P represents the series of R P and the transistor's base resistance. The transistor's parameters g m ; r ; C; and C are the small-signal transconductance, base-emitter resistance, base-emitter capacitance, and base-collector capacitance, respectively. For simplicity, we are neglecting the collector-emitter resistance and the parasitic capacitors associated with both collector and current source. At frequencies such that the effects of r and C can be neglected, and if R 0 P 1=!C; then R 0 P converts the input voltage to current and this current is integrated by C. The voltage v is converted to current by the voltage controlled current source and fed back to the input. Since the collector current is larger than the base current, and considering the small-signal equivalent circuit shown in Fig. 2(b) , the input impedance can be obtained as : (2) Note that the input impedance of the next stage has not been considered in this analysis, it will be accounted for in the next section. where ! T (=2f T = g m =C ) is the transistor's unity-gain frequency. In accordance with (3), at medium frequencies the structure behaves as an inductor. The inductance is proportional to R 0 P and inversely proportional to the transistor's unity gain frequency; these characteristics will be exploited in the next sections. For R 0 P < 300 and fT = 10 GHz, inductances in the range of 5-20 nH can be efficiently implemented. The low-frequency behavior of the inductor is limited by the zero located at (R 0 P C ) 01 ; for practical designs it is in the range 100-200 MHz. The high-frequency pole, at (R 0 P C) 01 ;
is typically around 2-3 GHz. 
III. LOW-NOISE AMPLIFIERS
Based on the inductor of Fig. 2 , a single-stage LNA can be implemented, as shown in Fig. 3 . The inductor L e is used to match the input impedance, sometimes another inductor connected at the base of Q1 is also used [1] . By employing typical circuit-analysis techniques and considering that the active inductor is characterized by (3), the small-signal voltage gain can be shown to be
where gm1 is the transconductance of Q1; R 0 S is the equivalent input resistance (source resistance, base resistance of Q1; and emitter inductance reflected to the base); R L and C L are the load resistance and load capacitance, respectively. Below the pole's frequency, the voltage gain is determined by the ratio of resistors; hence it presents low sensitivity to temperature variations. Note from (4) that the voltage gain presents a low-pass behavior, wherein the frequency of the poles is given by
According to this expression, the higher the active inductance, the lower the amplifier's bandwidth is. It is important to reduce the input capacitance of the next stage, otherwise the frequency response could be further degraded. From (4), the pole's quality factor of the LNA is In (7), we have considered that I C1 is high enough (>0.5 mA).
The noise figure is clearly limited by the base resistance r b1 ; in order to achieve low noise figures, small base resistance transistors and optimum input bias conditions are required. Because the active inductor is at the output of the LNA its noise contribution is reduced due to the gain factor, the LNA is biased using the technique proposed in [2] , further details can also be found in [9] .
IV. EXPERIMENTAL RESULTS
The low-noise amplifiers were fabricated in a 1.2-m BiCMOS technology. A microphotograph of the chip is shown in Fig. 5 (5), it can be noted that the frequency of the poles is more sensitive to temperature variations.
The measured voltage gain for the two-stage LNA, upon deembedding [10] , is shown in Fig. 6 . At medium frequencies, e.g., 0.5-1 GHz, the voltage gain is around 12.5 dB; the LNA was designed for 15-dB voltage gain. This error is due to the process parameters tolerances, especially in R 0 P . The voltage gain is larger than 10 dB for frequencies up to 1 GHz, while the unity gain frequency is 3.6 GHz. Experimental results for the bipolar transistors have shown unity gain frequencies of 9-10 GHz. The input reflection coefficient at 1 GHz is around 08 dB. Fig. 7 shows the measured output spectrum for the two-stage LNA performed at the 1-dB compression level. According to this result, the input 1-dB compression level is around 025 dBm. The measured noise figure at 1 GHz is around 3.4 dB, this value is in good agreement with the expected one. A summary of the results is given in Table I . Similar results have been obtained for the one-stage LNA but the voltage gain is limited to 8 dB [9] .
V. CONCLUSION
An active inductor for high-frequency applications has been proposed. The inductor is based on the gyrator principle, and a resistor controls its inductance. Using this active inductor, two low-noise amplifiers have been designed. The performances of the two-stage's LNA are comparable to previously reported structures but avoid the use of expensive technologies. For a voltage gain of 10 dB at 1 GHz, noise figures below to 3.4 dB have been achieved.
